University of Saskatchewan **Department of Computer Science**

CMPT 215.3 FINAL EXAMINATION

April 16th, 2005

Total Marks: 100	CLOSED BOOK and CLOSED NOTES
	NO CALCULATOR

Time: 3 hours

Instructions

Read each question carefully and write your answer legibly on the examination paper. **No other paper will be accepted**. You may use the backs of pages for rough work but all final answers must be in the spaces provided. The marks for each question are as indicated. Allocate your time accordingly.

Ensure that your name AND student number are clearly written on the examination paper and that your name is on every page.

Note: a reference table of MIPS instructions is provided at the end of the examination paper.

Question	Marks
1 (10 marks)	
2 (14 marks)	
3 (16 marks)	
4 (20 marks)	
5 (21 marks)	
6 (19 marks)	
Total	

Name:			
Student Number:			

Name:Page 2
Student Number:
 General (10 marks in total – 1 mark for each part) Give the technical term that best fits each of the following descriptions or definitions.
(a) With the IEEE 754 floating point standard, the result of dividing 0 by 0.
(b) A cache storing recently used mappings between virtual and physical addresses.
(c) In a pipelined datapath, one of these is used to store the results of each stage of instruction processing for use in the next stage.
(d) A memory element storing a single bit, the value of which is changed only on a clock edge.
(e) An organization that has developed a variety of widely used benchmark suites, including ones for assessing integer and floating-point CPU performance.
(f) An approach to the control component of a processor in which the control signal settings required for each step are stored in a ROM in an instruction-like format rather than computed with a combinational circuit.
(g) A statement that tells the assembler how to translate a program but does not produce machine language instructions; in SPIM always begins with a period.
(h) An approach to speeding up integer addition in which carries are determined before all of the preceding sum bits, through computation of <i>generate</i> and <i>propagate</i> values.
(i) An advanced pipelining technique that enables the processor to execute more than one instruction per clock cycle.
(j) In processor cache management, a scheme that handles writes by initially updating only the cache; main memory is not updated until the updated block needs to be replaced from the cache to make room for a new block.

Name:			Page 3
Student Number	r:		
2. Comp	outer Po	erformance (14 marks in total)	
of t	the bend		rom running a set of benchmarks is to take the sum wo alternative methods of summarizing benchmark y have.
mis dec	sses. Strease th	uppose that through changes to ne number of cycles spent on ca	ion for which 25% of all cycles are spent on cache the memory and cache architecture we are able to che misses by a factor of N . Give the ratio of the xecution time, as a function of N .
hav part	e a CP	I of 2, while class B instruction application executes 100 million	asses of instructions A and B. Class A instructions as have a CPI of 1. The clock rate is 2 GHz. A on class A instructions, and 300 million class B
	(i)	What is the length of a clock cyc	cle in nanoseconds?
	(ii)	What is the CPI?	
	(iii)	What is the CPU execution time	e in seconds?
	(iv)	What is the MIPS rating?	

(b) (2 marks) Suppose that A, B, and C are three unsigned integer variables, operated on using "addu". Can (A+B)+C ever **not** yield the same result as A+(B+C)? Explain your answer.

Student Number:

(c) (2 marks) Give a diagram showing how a ripple carry adder capable of adding two 4 bit binary numbers $a_3a_2a_1a_0$ and $b_3b_2b_1b_0$ can be constructed from 1 bit full adders. Your diagram should clearly show the inputs and outputs of each 1 bit full adder and the connections between them.

- (d) (6 marks) Perform the following conversions:
 - (i) The 5 bit two's complement number 11010 to decimal.
 - (ii) $ABCD_{16}$ to binary.
 - (iii) 17₁₃ to decimal.
 - (iv) -3_{10} to five bit biased notation with a bias of 15.
 - (v) 0.2_{10} to binary.
 - (vi) The 5 bit sign-magnitude number 10001 to decimal.

Name:	Page 6
Student Number:	
(e) (4 marks) Give a truth table for a 2 corresponding minimal logic equation in s	data input, 1 selector input multiplexor, and a um-of-products form.
4. Machine and Assembly Language (20 mark	ks in total)
name, as in "lw \$a0, A". It is not possible	ne can refer to a memory location using a symbolic et o use symbolic names in machine code, however, he code from "lw \$a0,A", and how this code may be
a new technology for implementation of rather than just 32, without having to incr	ecture has 32 (integer) registers. Suppose that using the register file, 128 registers could be provided rease the length of a clock cycle. What problems, if thitecture was modified to have 128 rather than 32

Name:

Student Number:

(c) (2 marks) One way to "link" separately developed pieces of code is to combine the source files manually using a text editor. When else can "linking" occur?

(d) (3 marks) MIPS uses a load-store or register-register architectural style. List three other styles of instruction set architecture.

(e) (4 marks) Translate the following code into an equivalent sequence of MIPS assembly language instructions, assuming that register \$s0 corresponds to the integer variable "i" and that register \$s1 holds the base address of the integer array A (with elements indexed starting from 0). Clearly state the purpose of any other registers that you may decide to use.

$$if (A[i] > 0) \\ A[i] = A[i] + 1; \\ else \\ A[i] = A[i] - 1; \\ i = i+1;$$

Name:	Page 8	
	•	

(f) (6 marks) Consider a linked list data structure in which each node is implemented with two consecutive words of memory. The first word of each node contains an integer value. The second word contains the memory address of (the first word of) the next node in the list. A memory address value of zero indicates the end of the list. Write a MIPS procedure reverse that takes as its argument the address of the first node in the list, and reverses the list (i.e., the first node becomes the last node, the second node becomes the second last node, and so on). Your procedure should return the address of the new first node. You must use the standard procedure calling conventions. (You do NOT need to write a main program.)

5. **Datapath and Control** (21 marks in total)

Student Number:

(a) (4 marks) Outline the main approaches to dealing with branch hazards.

Name:		Page 9
Student Nur	nber:	
		cs) Give a high-level outline of how exceptions are handled in a pipelined entation of the MIPS architecture.
		(s) Consider the single-cycle, multicycle, and pipelined MIPS implementations d in class.
	(i)	With which one of these implementations would you expect to have the highest CPI?
	(ii)	With which one would you expect to be able to achieve the highest clock rate?
	(iii)	With which one would you expect to have the lowest clock rate?
, ,	function	ks in total – 1 mark for each answer) Assume that the operation times for the major al units in a MIPS datapath implementation are as follows (operation times for other assumed negligible):
		Memory units (read or write): 1 nanosecond
		ALU and adders: 1 nanosecond
		Register file (read or write): 0.5 nanoseconds
	S	To build a single-cycle datapath on which a subset of the R-format instructions (add, ub, and, or, slt) could be executed, and no other types of instructions, what would be he minimum clock cycle time?
		To build a single-cycle datapath on which the store instruction <i>sw</i> could be executed, and no other types of instructions, what would be the minimum clock cycle time?
		What would be the minimum clock cycle time for a single-cycle datapath on which the oad instruction <i>lw</i> could be executed?

- 6. Cache and Virtual Memory (19 marks in total)
 - (a) (2 *marks*) Outline how use of virtual memory can provide *protection* among multiple concurrently executing applications.

of physical memory (in Gbytes) that this system could have?

Student Number:

(e) (4 marks) Consider the following portion of a page table from a system with 2K byte pages. All values are given in decimal.

virtual page number	physical page frame number
0	62
1	0
2	3
3	1
4	1620
5	5

- (i) Which virtual page contains the word with virtual (byte) address 8000_{10} ?
- (ii) What is the page offset for this word?
- (iii) In which physical page frame is it contained?
- (iv) What is the word's physical memory address?
- (f) (2 marks) In general, how might compilers (or programmers, through hand-tuning) structure code so as to achieve improved performance on a processor with caches and virtual memory?